A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
-
Updated
Nov 30, 2020
A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
Project from an introductory course in hybrid systems focussed on stability and performance.
To associate your repository with the well-posed topic, visit your repo's landing page and select "manage topics."