Python-based SSD/NVMe validation log analyzer for parsing test logs, detecting failures, classifying anomalies, and generating validation reports.
A multi-agent forensic audit engine for Infineon SmartRDI hardware code using LangGraph. Features an adversarial "Critic Layer" for hallucination-free bug detection, automated C++ remediation, and GTest generation.
Post-silicon validation analytics platform: C++ (pybind11) log parser + register decoder, synthetic ATE/Schmoo/wafer data, SQL results DB, yield & failure analysis, FastAPI + React dashboard, and automated reports.
Agentic AI debug assistant for post-silicon validation logs: parse (Drain3), classify & dedup failures, cluster families (HDBSCAN), retrieve similar incidents (RAG), and name an evidence-backed root cause with Claude or a rule-based agent. CLI, REST API, Streamlit dashboard.
SDC excitation engine for arm64 servers — a stress-ng fork that spends every cycle maximizing silent-data-corruption excitation (di/dt, SMT contention, cache/TLB/interconnect pressure, SDC-directed data shaping). Detection is delegated to SDCShield.
To associate your repository with the silicon-validation topic, visit your repo's landing page and select "manage topics."