Popular repositories Loading

1. 8t-sram-array-cim 8t-sram-array-cim Public

   Design and simulation of an 8T SRAM array with Compute-in-Memory (MAC) functionality using Cadence Virtuoso in 90 nm CMOS.

   1

2. shrisha-katti shrisha-katti Public

3. iscas89-dft-modus iscas89-dft-modus Public

   Design-for-Test (DFT) implementation and analysis using Cadence Modus on ISCAS'89 benchmark circuits.

   Verilog

4. single-cycle-riscv-axi4lite single-cycle-riscv-axi4lite Public

   Single-cycle RISC-V processor with AXI4-Lite memory subsystem implemented in Verilog for FPGA synthesis and simulation.

   Verilog

5. axi4-lite-layered-verification axi4-lite-layered-verification Public

   Layered SystemVerilog verification environment for validating an AXI4-Lite slave using constrained-random stimulus, assertions, and self-checking scoreboards.

   SystemVerilog