Skip to content
View rgandhi7's full-sized avatar

Block or report rgandhi7

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
rgandhi7/README.md

Electrical & Computer Engineering Portfolio

A collection of hardware design, digital logic, embedded systems, analog electronics, and high-voltage energy systems engineering projects developed using SystemVerilog, KiCad, SolidWorks, and Xilinx Vivado.


Featured Projects

  • Description: A 32-bit RISC-V CPU core designed in SystemVerilog and synthesized on a Digilent Basys 3 FPGA (Artix-7).
  • Key Features: Full 5-stage execution pipeline (IF, ID, EX, MEM, WB), hardware Forwarding Unit for RAW execution path hazard bypass, Hazard Detection Unit for 1-cycle Load-Use stalls, and branch control logic. Tested via an assembly-level security vault lock state machine running from instruction ROM.
  • Tools & Tech: SystemVerilog, Xilinx Vivado, Basys 3 FPGA (Artix-7), RISC-V Assembly.
  • Description: Analog signal conditioning PCB designed for the Illini RoboSub autonomous underwater vehicle (AUV) hydrophone localization array.
  • Key Features: Microchip MCP6S21 SPI-controlled Programmable Gain Amplifier (PGA), multi-stage active 25 kHz bandpass filter network, and dual-rail (+-5V) decoupled power distribution to isolate acoustic navigation pings from thruster switching noise.
  • Tools & Tech: KiCad 9.0, Analog Circuit Design, Active Filters, BNC Shielding, Oscilloscopes.
  • Description: 3D CAD structural packaging and cell module integration model designed in SolidWorks for a high-voltage (~120V) electric motorcycle powertrain.
  • Key Features: 3x6 modular module array, custom cell retaining plates, vertical structural standoffs, and mechanical bracket interconnects engineered for high volumetric density and physical cell restraint under vehicle vibration.
  • Tools & Tech: SolidWorks, EV Battery Packaging, Modular Mechanical Design, High-Voltage Systems.

Technical Skills Summary

  • Hardware Description & Verification: SystemVerilog, RISC-V ISA (RV32I), Microarchitecture, Pipeline Hazards, Forwarding & Stall Units.
  • PCB Design & Analog Electronics: KiCad 9.0, Schematic Capture, Active/Passive Filters, SPI Programmable Amplifiers, Decoupling Networks.
  • Mechanical & HV Systems: SolidWorks CAD, Modular Battery Module Packaging, Structural Cell Retention, High-Voltage Systems Architecture.
  • Lab Instrumentation & Tools: Xilinx Vivado, Benchtop Oscilloscopes, Digital Multimeters, Function Generators, Git Bash.

Pinned Loading

  1. RV32I-5Stage-Pipelined-CPU RV32I-5Stage-Pipelined-CPU Public

    5-stage pipelined RV32I RISC-V processor core implemented in SystemVerilog with hazard detection and data forwarding deployed on Basys 3 FPGA.

    SystemVerilog

  2. Ghost-Electric-Motorcycle-HV-Battery Ghost-Electric-Motorcycle-HV-Battery Public

    Modular high-voltage lithium-ion battery pack CAD assembly and packaging architecture for the Ghost Electric Motorcycle.

  3. 25kHz-Band-Pass-Filter 25kHz-Band-Pass-Filter Public

    Analog signal conditioning and active 25 kHz bandpass filter PCB with MCP6S21 PGA for underwater acoustic localization.