Skip to content
View pranav0x2212's full-sized avatar
🎸
Building
🎸
Building
98 followers · 100 following

Achievements

Achievement: Pull Sharkx2Achievement: YOLO

Achievements

Achievement: Pull Sharkx2Achievement: YOLO

Highlights

  • Pro

Organizations

@homebrew-foss

Block or report pranav0x2212

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
pranav0x2212/README.md

Hi, I'm Pranav M

computer architecture and memory systems enthusiast.

i work on microarchitecture, DRAM, and memory controllers —
mostly in bluespec, verilog, and sometimes rust.

interested in processing-in-memory and near-memory computing.

open source all the way — always down to chat computer architecture, memory systems, or digital design.

Pinned Loading

  1. Specula Specula Public

    Specula is a Out-of-Order RISC-V RV32I core featuring basic Dynamic Scheduling and Register Renaming. Designed for simulation (WIP)

    Bluespec 2

  2. Aetheron Aetheron Public

    Aetheron is a minimal RISC-V SoC using a TileLink-lite interconnect and basic peripherals that can run bare metal C programs

    Bluespec 2

  3. Aletheia Aletheia Public

    Aletheia is a memory-centric experimentation framework for exploring Processing near Memory (PNM) concepts on commodity hardware.

    Rust 6

  4. Chorion Chorion Public

    Chorion is a hardware implementation of ChaCha20 on PYNQ-Z2

    SystemVerilog 1 1

  5. HADES HADES Public

    HADES is a programmable processing-near-memory engine for binary similarity search, designed for Tiny Tapeout

    Python

  6. RMC RMC Public

    Forked from ByteWise-Cookie/RMC

    Reconfigurable Memory Controller for DDR1-5

    SystemVerilog