Popular repositories Loading

1. 32-ALU-Fully-Structural- 32-ALU-Fully-Structural- Public

   32-bit gate-level structural ALU in Verilog: carry-lookahead adder, barrel shifter, flags, self-checking testbench

   Verilog

2. 32-bit-Multi-Cycle-Mips 32-bit-Multi-Cycle-Mips Public

   VHDL

3. ES_259_final_project ES_259_final_project Public

   Seed-conditioned ResMLP warm starts for Newton-Raphson inverse kinematics on the UR5e (PyTorch, ROS demo)

   Python

4. smart_grid_ai smart_grid_ai Public

   Hybrid PPO + AC optimal power flow voltage control for a 10-house DER feeder (pandapower, FastAPI, React)

   Python 1

5. FPGA_Functionality_Verifier FPGA_Functionality_Verifier Public

   Go/no-go bring-up test for Opal Kelly XEM7310 boards: FrontPanel loopback, counter and LED walk, Python pass/fail, WSL usbipd helper

   PowerShell

6. Thermal-Induced-Propagation-Delay Thermal-Induced-Propagation-Delay Public

   Delay vs. die temperature on an Artix-7: I/O and LUT ring oscillators, fabric heaters, XADC telemetry (Opal Kelly XEM7310)

   SystemVerilog