Maximally simplified RISC-V CPU with fetch/decode/execute pipeline
Simplified RISC-V CPU with fetch/decode/execute pipeline