Skip to content
View athxrvav's full-sized avatar

Block or report athxrvav

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Sobel-Edge-Detector Sobel-Edge-Detector Public

    Sobel Edge detector implemented in verilog to detect edge in images (Hardware algorithm accelerator)

    Verilog

  2. 16bit-Hardware-ALU-using-AND-OR-XOR 16bit-Hardware-ALU-using-AND-OR-XOR Public

    Contains the detailed description about 16bit hardware ALU developed using 74HC (XOR,AND,OR,MUX) ICs only.

    Verilog 2

  3. 3-stage-RISCV-RTL 3-stage-RISCV-RTL Public

    Verilog

  4. COordic-Engine COordic-Engine Public

    COrdic engine to calculate sin and cos without complex multiplier hardware. Includes pre rotation modules to incorporate complete 360 degrees.

    Verilog

  5. UART-RX-TX UART-RX-TX Public

    Verilog module for UART RX AND TX Modules.

    Verilog

  6. Verilog_mini_projects Verilog_mini_projects Public

    (RAM, FSM based designs, Synchronous FIFO etc)

    Verilog