Various projects for FPGA, using VHDL.
A place for experimenting and learning.
These projects are without AI assistance, and with open-source tools, mostly from the terminal.
Some projects work, others are still in progress. I keep them here along with notes, constraints, and shared build files so I can revisit what I have learned.
I am using a Tang Nano 9K with the OSS CAD Suite.