Skip to content
View SutejVedula's full-sized avatar

Block or report SutejVedula

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Library-Management-System Library-Management-System Public

    Library Management System using Flask

    HTML

  2. 4-Bit-Synchronous-Up-Counter-Verilog 4-Bit-Synchronous-Up-Counter-Verilog Public

    Design and Simulation of a 4-Bit Synchronous Up Counter using Verilog HDL.

    Verilog

  3. 4-Bit-ALU-Verilog 4-Bit-ALU-Verilog Public

    Design and Simulation of a 4-Bit Arithmetic Logic Unit (ALU) using Verilog HDL.

    Verilog

  4. SMYGN32 SMYGN32 Public

    V2V-enabled predictive collision and trajectory risk assessment system for safe mine-vehicle operation in fog and low-visibility conditions.

    Python

  5. UART-Full-Duplex-SystemVerilog UART-Full-Duplex-SystemVerilog Public

    Parameterized UART Full-Duplex Transceiver implemented in SystemVerilog with simulation, synthesis, implementation, timing and resource utilization analysis.

    SystemVerilog